

AN INSIGHT INTO THE HIGH TEMPERATURE RELIABILITY OF N-DOPED AND Ge-RICH GeSbTe PHASE CHANGE MEMORIES

V. Sousa¹, G. Navarro¹, N. Castellani¹, J. Kluge^{1, 2}, O. Cueto¹, C. Sabbione¹, A. Roule¹, V. Delaye¹, N. Bernier¹, F. Fillot¹, P. Noé¹, L. Perniola¹, S. Blonkowski², M. Borghi², E. Palumbo², P. Zuliani², R. Annunziata²

¹ CEA-LETI-MINATEC Campus ² STMicroelectronics



- Background and Objectives
- 2 Thin Film Characterization
- **3** Device Characterization
- 4 Analysis of the Programmed States
 - Morphological Characterization
 - Simulation of the Programming Operations
- 5 Conclusions



Background and Objectives

- 2 Thin Film Characterization
- **3** Device Characterization
- 4 Analysis of the Programmed States
 - Morphological Characterization
 - Simulation of the Programming Operations
- 5 Conclusions



WHY A HIGH THERMAL STABILITY FOR eNVM ?

 Automotive applications challenge electronics at above 125 °C. Solder Reflow temperature profile → peak @ 260°C

Profile Classification per IPC/JEDEC J-STD-020C Pb-Free Small Body Assembly



Typical Pb-Free Solder Reflow profile for Surface Mount Components



Profile Classification per IPC/JEDEC J-STD-020C Pb-Free Small Body Assembly

R. Wayne Johnson et al. TEPM (2004)





- Chalcogenide materials are alloys based on VI group elements
- Exhibit reversible transition (Phase-Change) e.g. Ge₂Sb₂Te₅ (GST) or GeTe
- High contrast between resistivity of amorphous and crystalline phase







- Information stored in the resistance of the chalcogenide alloy (Crystalline / Amorphous).
- Phase transition of chalcogenide alloy obtained by current-induced Joule heating.



PERFORMANCE — MATERIAL PROPERTIES

Speed

Programming Power

Crystallization Speed

Material thermal & electrical conductivity, geometry

Data Retention

Amorphous phase thermal stability

Endurance & Life Time

Material composition stability

PCM TODAY

leti

Ceatect

Phase-Change Memory



- Non-volatile memory technology
- Compatible with CMOS Back-End-Of-Line
- Fast access time (~10ns)
- Fast write/erase (~100ns)
- Low voltage operation (< 3V)
- Large Roff/Ron (~1000)
- High endurance (up to 10¹²)
- Good scalability





Phase-Change Memory: a flexible technology for a memory market in constant diversification.

PCM TODAY

leti

Ceatect

Phase-Change Memory



- Non-volatile memory technology
- Compatible with CMOS Back-End-Of-Line
- Fast access time (~10ns)
- Fast write/erase (~100ns)
- Low voltage operation (< 3V)
- Large Roff/Ron (~1000)
- High endurance (up to 10¹²)
- Good scalability



PCM CHALLENGES

Phase-Change Memory

- Non-volatile memory technology
- Compatible with CMOS Back-End-Of-Line
- Fast access time (~10ns)
- Fast write/erase (~100ns)
- Low voltage operation (< 3V)
- Large Roff/Ron (~1000)
- High endurance (up to 10¹²)
- Good scalability



CHALLENGES

✓ Improve the <u>Thermal Stabilty</u> of the programmed states



PCM SPEED VS RETENTION: A MATTER OF COMPROMISE



- Phase-Change Material Engineering can boost PCM performance
- Trade-off to be found between SET Speed and Data Retention



- The thermal stability of the programmed states can be compromised by:
 - The crystallization
 ⇒ Resistance decay
 ⇒ RESET failure



Ciocchini et al. TED (2014)



PCM MATERIALS WITH HIGH TEMPERATURE RELIABILITY

• GaSb-Ge materials (10ys @ 220 °C) validated in a 128Mbit test vehicle

Pass the soldering criteria \blacksquare

H. Y. Cheng et al., IEDM 2015.

 Ge-rich GST materials (10ys @ 185 °C) validated in a 12Mbit test vehicle.

Pass the soldering criteria \blacksquare

P. Zuliani et al., IEEE Trans. Electron Devices, 2013.



N-DOPING IN PCM COMPOUNDS

leti

Ceatech

 N doping in Ge-Sb-Te recording layer (Optical Disks) improves their recording sensitivity, erasability and overwrite cycles.

 N doping in GexSbyTez compounds suppresses the elemental segregation indicating a better endurance performance.



Jpn. J. Appl. Phys. 37 2098 (1998).



H. Y. Cheng et al., IEDM 2012.



- High reliability performances of Ge-rich GST devices
 - High thermal stability of the RESET state wrt crystallization
 - Low drift of the SET state wrt structural relaxation

OBJECTIVES OF THE STUDY

- Highlight the benefits of <u>N-doping</u> in Ge-rich GST
- Provide an insight into the <u>operation fundamentals</u> of N-doped and Ge-rich GST storage elements



Background and Objectives

2 Thin Film Characterization

- **3** Device Characterization
- 4 Analysis of the Programmed States
 - Morphological Characterization
 - Simulation of the Programming Operations
- 5 Conclusions



THIN FILM CHARACTERIZATION

ELECTRICAL RESISTIVITY VERSUS T → CRYSTALLIZATION TEMPERATURE Tc





THIN FILM CHARACTERIZATION

ELECTRICAL RESISTIVITY VERSUS T → CRYSTALLIZATION TEMPERATURE Tc

Effect of N additions in GST+Ge opt.



N-doping in Ge-rich GST \rightarrow Increase of T_c



X-RAY DIFFRACTION \rightarrow CRYSTALLINE STRUCTURE



Ge-rich GST crystallization \rightarrow Phase separation GST + Ge.



X-RAY DIFFRACTION \rightarrow CRYSTALLINE STRUCTURE



Ge-rich GST, w/o or with N-doping \rightarrow Phase separation GST + Ge



X-RAY DIFFRACTION \rightarrow GRAIN SIZE



Ge-rich GST, with increasing N-doping \rightarrow Smaller grain size



THIN FILM CHARACTERIZATION

HAADF/STEM IMAGING

450 °C annealing









FTIR ANALYSIS



Ge-rich GST with N-doping \rightarrow Lower Ge-O peak intensity



Background and Objectives

2 Thin Film Characterization

3 Device Characterization

- **4** Analysis of the Programmed States
 - Morphological Characterization
 - Simulation of the Programming Operations
- 5 Conclusions



DEVICE PRESENTATION



Wall storage element Aggressive 90nm technology node



Source: P. Zuliani, presented at the « eNVM workshop » Gardanne, Sept 2013



CRYSTALLIZATION CARTOGRAPHIES SET SPEED ANALYSIS



Ge-rich GST with N-doping \rightarrow A lower resistance state is achievable



CRYSTALLIZATION CARTOGRAPHIES SET SPEED ANALYSIS



Ge-rich GST with N-doping \rightarrow SET programming is more efficient

Two different programming conditions for SET: SET_low & SET_high



DEVICE CHARACTERIZATION

SET STATE DRIFT



SET at LOW current \rightarrow low resistance & low drift



THERMAL STABILITY OF THE PROGRAMMED STATES



Ge-rich GST, w/o or with N-doping \rightarrow RESET state retention is granted up to 240 °C.



ENDURANCE



Stability of the reading window up to at least 10⁷ cycles.



DEVICE CHARACTERIZATION

THERMAL STABILITY AFTER CYCLING



After 10⁷ SET/RESET cycles, the fail temperature is lowered by only 10°C at maximum.



SET/RESET RESISTANCE DISTRIBUTIONS



Ge-rich GST, w/o or with N-doping → Reliable reading window for the intrinsic parts of the distributions (> 0.001%).



SUMMARY

Optimized SET operation <u>at low current</u>

→ low resistance & low drift

• Stability of the SET & RESET states for <u>1h at 240°C</u>



Representative alloy: GST+Ge45%+N4%



- Background and Objectives
- 2 Thin Film Characterization
- **3** Device Characterization

4 Analysis of the Programmed States

- Morphological Characterization
- Simulation of the Programming Operations
- 5 Conclusions



DEVICE CHARACTERIZATION

THE RESET STATE



Amorphous dome within a polycrystalline PCM layer.



THE SET_HIGH STATE



- Fully polycrystalline PCM layer with randomly oriented grains.
- High number of GBs → high SET state drift^{*}.
 - * N. Ciocchini et al., TED 2014.



THE SET_LOW STATE



- Partially crystalline PCM layer.
- Single crystalline orientation along the conductive path.
- Low number of GBs \rightarrow Lower drift wrt SET HIGH





SIMULATION: THE SET_LOW OPERATION



Good agreement between simulations, electrical results & TEM



ELECTROTHERMAL SIMULATIONS

PROGRAMMING CHARACTERISTICS R(I)



- Demonstration of the SET operation at performed at low current
- N-doping → No large Ge grains that can cross the conductive path made of GST grains → Reliable SET operation.



DEVICE CHARACTERIZATION

STEM/EELS ANALYSIS \rightarrow ELEMENTAL DISTRIBUTION

Core composition ~ GST+Ge25% $\rightarrow T_c \sim 250^{\circ}C$



- Ge-depletion from the heater up to the top electrode.
- Lateral Ge-rich zones are crystalline
- Segregation effect likely to result from the initial seasoning.

max



UNDERSTANDING THE HIGH THERMAL STABILITY OF N-DOPED AND Ge-RICH GST BASED PCM DEVICES





- Background and Objectives
- 2 Thin Film Characterization
- **3** Device Characterization
- **4** Analysis of the Programmed States
 - Morphological Characterization
 - Simulation of the Programming Operations

5 <u>Conclusions</u>



AN INSIGHT INTO THE HIGH THERMAL STABILITY OF N-DOPED AND Ge-RICH GeSbTe BASED PCM DEVICES

CONCLUSIONS





CONCLUSIONS

- N-doping can guarantee a <u>finer crystallization</u> structure of the phase-change material layer after BEOL.
- <u>SET operation reliability</u> is granted in N-doped GGST devices at low current, enabling faster and energy saving programming.
- Integration of Ge-rich and N-doped GST PCM materials was validated in a <u>12Mbit test vehicle</u>.
- The <u>good thermal stability</u> of N-GGST devices was proved by HTDR of 1 hour till 240 °C.
- We confirm the PCM potential for embedded applications.

9TH LETI MEMORY WORKSHOP Grenoble June 27th







" If you want to make it faster, you scale it... if you want to make it more dense, you scale it... if you want to make it less consuming, you scale it... if to scale becomes impossible...

you Phase-Change it..."

THANK YOU

ANY Q&A?





Leti, technology research institute Commissariat à l'énergie atomique et aux énergies alternatives Minatec Campus | 17 rue des Martyrs | 38054 Grenoble Cedex | France www.leti.fr

